# Introduction to FPGA's

(and how we got there)

11<sup>th</sup> August 2022

# In the beginning



#### Enter the Thermionic Valves



#### Tubes



#### **Triode Receivers**





#### Vacuum Tube Logic (VTL)



http://www.grp.gr/technology/logic/5484436-Basic-Principles-of-Vacuum-Tube-Logic-Circuits.pdf

#### "OR" Gate



<u>A</u> -25 +25 -25 +25 +25

B −25 −25 +25

+25

1

Output -22 (Mixer +26 +26 +26 (Switch

(Mixer No Signal Condition) (Switch No Signal Condition) -

# VTL Flip Flop



Figure 3. STANDARD Flip-flop Stage PX 131

#### Digital Circuits using tubes



Fig. 7—Cross section of multiplication table.



**ELECTRONIC NUMERICAL** 

http://archive.computerhistory.org/resources/text/Knuth\_Don\_X4100/PDF\_index/k-8-pdf/k-8-r5367-1-ENIAC-circuits.pdf

#### End of Part 1



#### Transistors





#### Field Effect Transistor (FET)



#### **CMOS FET Gates**

V dd Q1 -Q2 Output  $Q_4$  $Q_3$ × Input<sub>A</sub> Input<sub>B</sub>

CMOS NOR Gate

https://www.allaboutcircuits.com/textbook/digital/chpt-3/cmos-gate-circuitry/



**F**ield **P**rogramable Gate Arrays

# Silicon Chips





# Logic Gates



Symbol		Truth Table	
	В	А	Q
	0	0	0
A	0	1	1
	1	0	1
<b></b>	1	1	1

Symbol	Truth	Table
A O-O Q	A	Q
	0	1
	1	0

AND			NANE	)
In A	In B	Out	In A	In B
0	0	0	0	0
1	0	0	1	0
0	1	0	0	1
1	1	1	1	1

	OR		ov - 15
Out	In A	In B	Out
1	0	0	0
1	1	0	1
1	0	1	1
0	1	1	1

_		_
		-
•		

NOR			Х
In A	In B	Out	1
0	0	1	8
1	0	0	
0	1	0	8
1	1	0	Ĩ

	XOR	-	
	In A	In B	Out
20	0	0	0
-	1	0	1
2	0	1	1
-	1	1	0

#### Apollo Guidance Computer 3 input NOR Gate



	Inputs		outputs
W	Х	Y	Z = W. X. Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

#### http://klabs.org/history/ech/agc\_schematics/

#### Apollo 3 input NOR gate Integrated Circuit



# Logic using only NOR Gates



https://www.electronics-tutorials.ws/logic/universal-gates.html

#### Navigating to the Moon on NOR Gates





https://www.ibiblio.org/apollo/

# Look Up Table (LUT)

In A	In B	In C	In D	Out
0	0	0	0	?
1	0	0	0	?
0	1	0	0	?

....

1	0	1	1	?
0	1	1	1	?
1	1	1	1	?

### Cells

# Xilinx logic cell

- Each vendor has its own names for things.
- Xilinx call it logic cell (LC), comprises:
  - 4-input LUT
  - MUX
  - Register
- Clock can be configured rising versus falling
- Register can be configured as FFs<sup>clock</sup>clock enable or as a latch.
  set/reset
- Altera call it logic element (LE)









#### Routing and Interconnect



#### **FPGA Use Cases**

- Communication Equipment performing various Digital Signal Processing Tasks, such as filtering and computing the Fourier Transform to transform between the time and frequency domain and handle high data rates.
- Networking eg using embedded HARD IP in the FPGA, e.g. 100G and 400G Ethernet
- Quick way to prototype design as they can be reconfigured over and over again, ahead of producing an Application Specific Integrated Circuit (ASIC).
- Training Neural Networks
- Applications with massive IO requirements, e.g. Led Cubes https://twitter.com/esden/status/1210714541643812864?s=20&t=kiLFLvsxAShGoD0V5TwdBA

### Why FPGA?

- Create Custom Reconfigurable digital Logic Circuits in an FPGA, to manipulate and perform computations on very large vectors e.g. 512 bit for massive data throughput
- Optimised digitized digital circuits for performing specialised computations like calculating the fast fourier transform in only a few clock cycles.
- You can use an FPGA as an external chip to supplement your processor (Hardware Acceleration)
- Modify a CPU e.g. Open Source RiscV processor to support some specialised function e.g. ability to multiply and add in a single clock cycle

#### How to create an FPGA design

Hardware Description Language (HDL)



Α	В	Q = A nor B
0	0	1
0	1	0
1	0	0
1	1	0

1	library IEEE;
2	<pre>use IEEE.std_logic_1164.all;</pre>
3	
4	entity nor_gate is
5	<pre>port(A: in std_logic;</pre>
6	B: in std_logic;
7	Q: out std_logic);
8	end nor_gate;
9	
10	architecture norLogic of nor_gate is
11	begin
12	Q <= not(A OR B);
13	end norLogic;
14	
15	

# Hardware Design Languages (HDL)

#### VHDL

- 1983
- Department of Defence
- Strongly-typed
- More Verbose



#### Verilog

- 1984
- Gateway Design Automation
- Weakly-typed
- C-like



# HDL Languages continued

- System Verilog
  - Extends the functionality of Verilog-2005
  - Adds features for testing/verification (test benches)
- High Level Synthesis (HLS)
  - Automatically convert a functional design to RTL
  - $\circ$  C, C++, MATLAB, etc

# **FPGA Design Primitives**

- LUT's
- D-Type Flip Flops
- Latches (not good design practice)
- MUX's (made of 'and' & 'or' gates)
- RAMs (Distributed using LUT's as RAM)
- Dual Port RAMs (Block RAM using embedded SRAM)
- RAMs (High Bandwidth Memory (HBM) DDR based on chip)
- FIFO's (width and depth)
- DSP blocks (27b x 18b Multiply and Accumulate)
- HARD IP (eg PCIe, 100G Ethernet MAC)
- SerDes (GTY 12.5 Gbps per differential pair)

#### **FPGA Design Flow**







#### An Array of Programmable Gates



#### DSP48E2



- [1] http://archive.computerhistory.org/resources/text/Knuth\_Don\_X4100/PDF\_index/k-8-pdf/k-8-r5367-1-ENIAC-circuits.pdf
- [2] http://www.qrp.gr/technology/logic/5484436-Basic-Principles-of-Vacuum-Tube-Logic-Circuits.pdf
- [3] https://en.wikipedia.org/wiki/Apollo\_Guidance\_Computer
- [4] https://www.xilinx.com/products/boards-and-kits/alveo/u50.html
- [5] https://www.youtube.com/watch?v=ILg1AgA2Xoo